Tiny Tapeout
Home
Universities & Schools
Tiny Tapeout Chips
Tiny Tapeout 1
Tiny Tapeout 2
Tiny Tapeout 3
Tiny Tapeout 4
Tiny Tapeout 5
Tiny Tapeout 6
Tiny Tapeout 7
Digital Design Guide
Getting started with our digital design tool
Holidays
Logic Gates
Logic Puzzle - Flip Flop
Logic Puzzle - Edge Detect
Logic Puzzle - Full Adder
Logic Puzzle - Padlock
Customisable Design - Padlock
Customisable Design - UART
Customisable Design - 7-Seg
Simple automated testing using truth tables
Generating Wokwi designs from truth tables
How do semiconductors work?
Introduction to SiliWiz
Draw a Resistor
Parasitics
Voltage Divider
Draw a capacitor
Draw an N MOSFET
Making a logic inverter
Draw a P type MOSFET
Draw a CMOS inverter
Making ASICs
Working with HDLs
Important!
FPGA to ASIC
HDL resources
HDL templates
Testing your design
Competitions
Demoscene
Guides
TT04+ demoboard quickstart
Local hardening
Testing Projects with the Analog Discovery
Tech specs
Clock
GPIO pins
Analog pins
Memory
Pinouts
PCB (TT04+)
PCB (TT02-03)
FAQ
Branding
Contact
Press
Terms
Credits
English
Tiny Tapeout
>
Tiny Tapeout Chips
>
Tiny Tapeout 3
> 17 TinyFPGA attempt for TinyTapeout3
17 TinyFPGA attempt for TinyTapeout3
17 : TinyFPGA attempt for TinyTapeout3
Select Project
1
2
3
4
5
6
7
8
9
ON
SW2
Author: Emilian Miron
Description: FPGA attempt
GitHub repository
Clock: 1000 Hz
How it works
TODO
How to test
After reset, the counter should increase by one every second.
IO
#
Input
Output
0
clock
segment a
1
reset
segment b
2
segment c
3
segment d
4
segment e
5
segment f
6
segment g
7
slow clock output